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ABSTRACT 
 
Silicon-oxide-nitride-oxide-silicon (SONOS) nonvolatile semiconductor memories (NVSMS) 
have many advantages.  These memories are electrically erasable programmable read-only 
memories (EEPROMs).  They utilize low programming voltages, endure extended erase/write 
cycles, are inherently resistant to radiation, and are compatible with high-density scaled CMOS 
for low power, portable electronics.  The SONOS memory cell erase cycle was investigated 
using a nonquasi-static (NQS) MOSFET model.  The SONOS floating gate charge and voltage, 
tunneling current, threshold voltage, and drain current were characterized during an erase cycle.  
Comparisons were made between the model predictions and experimental device data.   
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Figure 1:  SONOS Device Layout 
 
 
 
Figure 2:  ERASE Model Flow Chart 
 
